index
:
BMC/Intel-BMC/linux.git
dev
dev-4.10
dev-4.13
dev-4.17
dev-4.18
dev-4.19
dev-4.3
dev-4.4
dev-4.6
dev-4.7
dev-5.0
dev-5.1
dev-5.10-intel
dev-5.10.46-intel
dev-5.10.49-intel
dev-5.14-intel
dev-5.15-intel
dev-5.2
dev-5.3
dev-5.4
dev-5.7
dev-5.8
dev-5.8-intel
master
Intel OpenBMC Linux kernel source tree (mirror)
Andrey V.Kosteltsev
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
arch
/
arm
/
mm
/
proc-v7.S
Age
Commit message (
Expand
)
Author
Files
Lines
2008-10-22
[ARM] 5318/1: Swap the PRRR and NMRR values in proc-v7.S
Catalin Marinas
1
-2
/
+2
2008-10-10
Merge branch 'ptebits' into devel
Russell King
1
-17
/
+12
2008-10-03
[ARM] 5229/3: Replace some ARMv7 opcodes with the instruction name
Catalin Marinas
1
-1
/
+1
2008-10-01
[ARM] Don't include asm/elf.h in asm code
Russell King
1
-1
/
+1
2008-10-01
[ARM] Convert ARMv7 to use TEX remapping
Russell King
1
-4
/
+33
2008-10-01
[ARM] Convert ARMv6 and ARMv7 to use new memory types
Russell King
1
-1
/
+3
2008-10-01
[ARM] Convert set_pte_ext implementions to macros
Russell King
1
-37
/
+1
2008-09-01
[ARM] 5227/1: Add the ENDPROC declarations to the .S files
Catalin Marinas
1
-0
/
+8
2008-04-24
[ARM] fix 48d7927bdf071d05cf5d15b816cf06b0937cb84f
Catalin Marinas
1
-1
/
+1
2008-04-19
Add a prefetch abort handler
Paul Brook
1
-0
/
+1
2007-07-21
[ARM] 4503/1: nommu: Add noMMU support for ARMv7
Catalin Marinas
1
-11
/
+14
2007-07-21
[ARM] 4498/1: ARMv7: Remove the L2 cache configuration via the aux ctrl register
Catalin Marinas
1
-10
/
+0
2007-05-30
[ARM] 4394/1: ARMv7: Add the TLB range operations
Catalin Marinas
1
-1
/
+1
2007-05-09
[ARM] armv7: add support for ARMv7 cores.
Catalin Marinas
1
-0
/
+262