index
:
BMC/Intel-BMC/linux.git
dev
dev-4.10
dev-4.13
dev-4.17
dev-4.18
dev-4.19
dev-4.3
dev-4.4
dev-4.6
dev-4.7
dev-5.0
dev-5.1
dev-5.10-intel
dev-5.10.46-intel
dev-5.10.49-intel
dev-5.14-intel
dev-5.15-intel
dev-5.2
dev-5.3
dev-5.4
dev-5.7
dev-5.8
dev-5.8-intel
master
Intel OpenBMC Linux kernel source tree (mirror)
Andrey V.Kosteltsev
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
arch
/
arm
/
mm
/
context.c
Age
Commit message (
Expand
)
Author
Files
Lines
2011-09-13
locking, ARM: Annotate low level hw locks as raw
Thomas Gleixner
1
-7
/
+7
2011-06-09
Revert "ARM: 6944/1: mm: allow ASID 0 to be allocated to tasks"
Russell King
1
-3
/
+3
2011-06-09
Revert "ARM: 6943/1: mm: use TTBR1 instead of reserved context ID"
Russell King
1
-6
/
+5
2011-05-26
ARM: 6944/1: mm: allow ASID 0 to be allocated to tasks
Will Deacon
1
-3
/
+3
2011-05-26
ARM: 6943/1: mm: use TTBR1 instead of reserved context ID
Will Deacon
1
-5
/
+6
2010-02-16
ARM: 5905/1: ARM: Global ASID allocation on SMP
Catalin Marinas
1
-14
/
+110
2009-10-29
ARM: Fix errata 411920 workarounds
Russell King
1
-4
/
+1
2009-09-24
cpumask: use mm_cpumask() wrapper: arm
Rusty Russell
1
-1
/
+1
2007-05-09
Merge branches 'armv7', 'at91', 'misc' and 'omap' into devel
Russell King
1
-3
/
+7
2007-05-09
[ARM] armv7: add support for asid-tagged VIVT I-cache
Catalin Marinas
1
-0
/
+7
2007-05-08
[ARM] Fix ASID version switch
Russell King
1
-3
/
+7
2007-02-08
[ARM] 4128/1: Architecture compliant TTBR changing sequence
Catalin Marinas
1
-2
/
+10
2006-09-20
[ARM] Move mmu.c out of the way
Russell King
1
-0
/
+45