index
:
BMC/Intel-BMC/linux.git
dev
dev-4.10
dev-4.13
dev-4.17
dev-4.18
dev-4.19
dev-4.3
dev-4.4
dev-4.6
dev-4.7
dev-5.0
dev-5.1
dev-5.10-intel
dev-5.10.46-intel
dev-5.10.49-intel
dev-5.14-intel
dev-5.15-intel
dev-5.2
dev-5.3
dev-5.4
dev-5.7
dev-5.8
dev-5.8-intel
master
Intel OpenBMC Linux kernel source tree (mirror)
Andrey V.Kosteltsev
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
arch
/
arm
/
mm
/
cache-l2x0.c
Age
Commit message (
Expand
)
Author
Files
Lines
2010-05-17
Merge branch 'devel-stable' into devel
Russell King
1
-0
/
+10
2010-05-15
ARM: 6094/1: Extend cache-l2x0 to support the 16-way PL310
Jason McMullan
1
-5
/
+34
2010-03-26
ARM: 5995/1: ARM: Add L2x0 outer_sync() support (3/4)
Catalin Marinas
1
-0
/
+10
2010-02-16
ARM: 5919/1: ARM: L2 : Errata 588369: Clean & Invalidate do not invalidate cl...
Santosh Shilimkar
1
-0
/
+36
2010-02-16
ARM: 5916/1: ARM: L2 : Add maintainace by line helper functions
Santosh Shilimkar
1
-10
/
+26
2009-12-14
Merge branch 'pending-l2x0' into cache
Russell King
1
-21
/
+72
2009-12-14
ARM: cache-l2x0: make better use of background cache handling
Russell King
1
-11
/
+23
2009-12-14
ARM: cache-l2x0: avoid taking spinlock for every iteration
Russell King
1
-13
/
+52
2009-12-03
ARM: 5845/1: l2x0: check whether l2x0 already enabled
Srinidhi Kasagar
1
-9
/
+16
2008-09-06
[ARM] Convert asm/io.h to linux/io.h
Russell King
1
-1
/
+1
2007-09-17
[ARM] 4568/1: fix l2x0 cache invalidate handling of unaligned addresses
Rui Sousa
1
-1
/
+11
2007-07-21
[ARM] 4500/1: Add locking around the background L2x0 cache operations
Catalin Marinas
1
-0
/
+6
2007-02-11
[ARM] 4135/1: Add support for the L210/L220 cache controllers
Catalin Marinas
1
-0
/
+104