index
:
BMC/Intel-BMC/linux.git
dev
dev-4.10
dev-4.13
dev-4.17
dev-4.18
dev-4.19
dev-4.3
dev-4.4
dev-4.6
dev-4.7
dev-5.0
dev-5.1
dev-5.10-intel
dev-5.10.46-intel
dev-5.10.49-intel
dev-5.14-intel
dev-5.15-intel
dev-5.2
dev-5.3
dev-5.4
dev-5.7
dev-5.8
dev-5.8-intel
master
Intel OpenBMC Linux kernel source tree (mirror)
Andrey V.Kosteltsev
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
arch
/
arm
/
boot
/
dts
/
socfpga_arria10.dtsi
Age
Commit message (
Expand
)
Author
Files
Lines
2017-02-03
ARM: dts: Add EMAC AXI settings for Arria10
Thor Thayer
1
-0
/
+9
2017-01-06
ARM: dts: socfpga: add missing compatible string for SDRAM controller
Dinh Nguyen
1
-1
/
+1
2017-01-06
ARM: dts: socfpga: add fpga region support on Arria10
Dinh Nguyen
1
-0
/
+8
2017-01-05
ARM: dts: socfpga: Add NAND device tree for Arria10
Graham Moore
1
-0
/
+13
2017-01-05
ARM: dts: socfpga: add fpga-manager node for Arria10
Dinh Nguyen
1
-0
/
+9
2016-11-09
ARM: dts: socfpga: Add QSPI node for the Arria10
Dinh Nguyen
1
-0
/
+14
2016-10-19
ARM: dts: socfpga: Add SPI Master1 for Arria10 SR chip
Thor Thayer
1
-0
/
+15
2016-10-18
ARM: dts: socfpga: enable arm,shared-override in the pl310
Dinh Nguyen
1
-0
/
+3
2016-08-08
ARM: dts: Add Arria10 USB EDAC devicetree entry
Thor Thayer
1
-0
/
+8
2016-08-08
ARM: dts: Add Arria10 DMA EDAC devicetree entry
Thor Thayer
1
-0
/
+8
2016-08-02
Merge tag 'armsoc-dt' of git://git.kernel.org/pub/scm/linux/kernel/git/arm/ar...
Linus Torvalds
1
-11
/
+13
2016-06-27
ARM: dts: Add Arria10 Ethernet EDAC devicetree entry
Thor Thayer
1
-0
/
+16
2016-06-08
ARM: dts: socfpga: fix definitions of serial console
Matthew Gerlach
1
-5
/
+0
2016-06-03
ARM: dts: Move Arria10 SDRAM as child of ECC Manager
Thor Thayer
1
-6
/
+7
2016-06-03
ARM: dts: Arria10 ECC Manager IRQ controller changes
Thor Thayer
1
-0
/
+6
2016-04-11
ARM: dts: socfpga: add reset control for USB
Dinh Nguyen
1
-0
/
+4
2016-04-11
ARM: dts: socfpga: Add Altera Arria10 OCRAM EDAC devicetree entry
Thor Thayer
1
-0
/
+5
2016-04-11
ARM: dts: socfpga: Add Altera Arria10 L2 Cache EDAC devicetree entry
Thor Thayer
1
-0
/
+15
2016-04-11
ARM: dts: socfpga: Add missing clock and interrupt fields for Arria10 DMA
Graham Moore
1
-1
/
+4
2016-04-11
ARM: dts: socfpga: add the clk-phase property for sd/mmc clock
Dinh Nguyen
1
-1
/
+2
2016-03-13
ARM, ARM64: dts: drop "arm,amba-bus" in favor of "simple-bus"
Masahiro Yamada
1
-1
/
+1
2015-10-06
ARM: socfpga: dts: add clock fields for I2C, UART and USB on Arria10
Dinh Nguyen
1
-0
/
+8
2015-08-13
Merge tag 'socfpga_dts_for_v4.3_part_2' of git://git.kernel.org/pub/scm/linux...
Olof Johansson
1
-0
/
+6
2015-08-10
ARM: socfpga: dts: Add resets for EMACs on Arria10
Dinh Nguyen
1
-0
/
+5
2015-08-10
ARM: socfpga: dts: add "altr,modrst-offset" property
Dinh Nguyen
1
-0
/
+1
2015-07-20
ARM: dts: socfpga: use stdout-path for chosen node
Dinh Nguyen
1
-0
/
+5
2015-06-26
Merge tag 'armsoc-dt' of git://git.kernel.org/pub/scm/linux/kernel/git/arm/ar...
Linus Torvalds
1
-16
/
+336
2015-06-24
arm: socfpga: dts: Add Arria10 SDRAM EDAC DTS support
Thor Thayer
1
-0
/
+11
2015-06-11
ARM: socfpga: dts: enable ethernet for Arria10 devkit
Dinh Nguyen
1
-0
/
+11
2015-06-11
Merge tag 'socfpga_dts_for_v4.2_part_3' of git://git.kernel.org/pub/scm/linux...
Kevin Hilman
1
-0
/
+6
2015-06-02
ARM: socfpga: dts: add enable-method property for cpu nodes
Dinh Nguyen
1
-0
/
+1
2015-06-02
ARM: socfpga: dts: add the a9-scu node for arria10
Dinh Nguyen
1
-0
/
+5
2015-05-11
ARM: socfpga: dts: add clocks to the Arria10 platform
Dinh Nguyen
1
-4
/
+305
2015-05-11
ARM: socfpga: dts: Add tx-fifo-depth and rx-fifo-depth properties
Vince Bridgers
1
-0
/
+4
2015-05-11
ARM: socfpga: dts: Add multicast bins and unicast filter entries
Vince Bridgers
1
-0
/
+6
2015-05-11
ARM: socfpga: dts: enable UART1 for the debug uart
Dinh Nguyen
1
-12
/
+0
2015-05-11
ARM: socfpga: dts: disable the sdmmc, and uart nodes in the base arria10
Dinh Nguyen
1
-0
/
+3
2015-05-11
ARM: socfpga: dts: add cpu1-start-addr for Arria 10
Dinh Nguyen
1
-0
/
+1
2014-11-21
arm: dts: socfpga: Add a base DTSI for Altera's Arria10 SOC
Dinh Nguyen
1
-0
/
+374