index
:
BMC/Intel-BMC/linux.git
dev
dev-4.10
dev-4.13
dev-4.17
dev-4.18
dev-4.19
dev-4.3
dev-4.4
dev-4.6
dev-4.7
dev-5.0
dev-5.1
dev-5.10-intel
dev-5.10.46-intel
dev-5.10.49-intel
dev-5.14-intel
dev-5.15-intel
dev-5.2
dev-5.3
dev-5.4
dev-5.7
dev-5.8
dev-5.8-intel
master
Intel OpenBMC Linux kernel source tree (mirror)
Andrey V.Kosteltsev
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
arch
/
arc
/
mm
/
cache.c
Age
Commit message (
Expand
)
Author
Files
Lines
2018-04-06
mm: fix races between swapoff and flush dcache
Huang Ying
1
-1
/
+1
2018-01-17
ARCv2: cache: fix slc_entire_op: flush only instead of flush-n-inv
Eugeniy Paltsev
1
-1
/
+4
2017-09-01
ARC: mm: Decouple RAM base address from kernel link address
Eugeniy Paltsev
1
-1
/
+1
2017-09-01
ARCv2: IOC: Tighten up the contraints (specifically base / size alignment)
Eugeniy Paltsev
1
-8
/
+19
2017-08-30
ARCv2: SLC: provide a line based flush routine for debugging
Vineet Gupta
1
-1
/
+53
2017-08-29
ARC: set boot print log level to PR_INFO
Noam Camus
1
-1
/
+1
2017-08-04
ARCv2: PAE40: set MSB even if !CONFIG_ARC_HAS_PAE40 but PAE exists in SoC
Vineet Gupta
1
-6
/
+28
2017-08-04
ARCv2: PAE40: Explicitly set MSB counterpart of SLC region ops addresses
Alexey Brodkin
1
-2
/
+11
2017-08-04
ARCv2: SLC: Make sure busy bit is set properly for region ops
Alexey Brodkin
1
-0
/
+3
2017-05-03
ARCv2: mm: Merge 2 updates to DC_CTRL for region flush
Vineet Gupta
1
-14
/
+32
2017-05-03
ARCv2: mm: Implement cache region flush operations
Vineet Gupta
1
-0
/
+68
2017-05-03
ARC: mm: Move full_page computation into cache version agnostic wrapper
Vineet Gupta
1
-13
/
+12
2017-03-31
ARCv2: SLC: Make sure busy bit is set properly on SLC flushing
Alexey Brodkin
1
-0
/
+3
2017-01-19
ARC: Revert "ARC: mm: IOC: Don't enable IOC by default"
Vineet Gupta
1
-1
/
+1
2017-01-19
ARC: mm: split arc_cache_init to allow __init reaping of bulk
Vineet Gupta
1
-14
/
+19
2017-01-19
ARCv2: IOC: Use actual memory size to setup aperture size
Vineet Gupta
1
-2
/
+10
2017-01-19
ARCv2: IOC: Adhere to progamming model guidelines to avoid DMA corruption
Vineet Gupta
1
-0
/
+46
2017-01-19
ARCv2: IOC: refactor the IOC and SLC operations into own functions
Vineet Gupta
1
-21
/
+47
2017-01-05
ARC: mmu: clarify the MMUv3 programming model
Vineet Gupta
1
-1
/
+5
2016-12-19
ARC: mm: arc700: Don't assume 2 colours for aliasing VIPT dcache
Vineet Gupta
1
-4
/
+9
2016-12-19
ARC: mm: No need to save cache version in @cpuinfo
Vineet Gupta
1
-11
/
+4
2016-11-28
ARC: mm: IOC: Don't enable IOC by default
Vineet Gupta
1
-1
/
+1
2016-10-28
ARCv2: boot log: print IOC exists as well as enabled status
Vineet Gupta
1
-6
/
+3
2016-10-24
ARCv2: IOC: use @ioc_enable not @ioc_exist where intended
Vineet Gupta
1
-4
/
+6
2016-10-01
ARCv2: Support dynamic peripheral address space in HS38 rel 3.0 cores
Vineet Gupta
1
-5
/
+18
2016-08-10
ARC: Elide redundant setup of DMA callbacks
Vineet Gupta
1
-0
/
+9
2016-05-30
Fix typos
Andrea Gelmini
1
-3
/
+3
2016-04-04
mm, fs: get rid of PAGE_CACHE_* and page_cache_{get,release} macros
Kirill A. Shutemov
1
-1
/
+1
2016-03-19
ARCv2: ioremap: Support dynamic peripheral address space
Vineet Gupta
1
-0
/
+7
2016-03-19
ARC: dma: ioremap: use phys_addr_t consistenctly in code paths
Vineet Gupta
1
-15
/
+15
2016-03-11
ARC: Fix misspellings in comments.
Adam Buchbinder
1
-1
/
+1
2016-01-16
mm: differentiate page_mapped() from page_mapcount() for compound pages
Kirill A. Shutemov
1
-2
/
+2
2015-10-29
ARC: mm: PAE40 support
Vineet Gupta
1
-4
/
+40
2015-10-28
ARC: mm: PAE40: switch to using phys_addr_t for physical addresses
Vineet Gupta
1
-13
/
+13
2015-10-28
ARC: mm: preps ahead of HIGHMEM support
Vineet Gupta
1
-5
/
+11
2015-10-17
ARC: boot log: move helper macros to header for reuse
Vineet Gupta
1
-3
/
+2
2015-08-21
ARC: Eliminate some ARCv2 specific code for ARCompact build
Vineet Gupta
1
-26
/
+32
2015-08-20
ARCv2: IOC: Allow boot time disable
Alexey Brodkin
1
-3
/
+4
2015-08-20
ARCv2: SLC: Allow boot time disable
Vineet Gupta
1
-2
/
+19
2015-08-20
ARCv2: Support IO Coherency and permutations involving L1 and L2 caches
Alexey Brodkin
1
-16
/
+98
2015-07-06
ARCv2: guard SLC DMA ops with spinlock
Alexey Brodkin
1
-2
/
+10
2015-06-25
ARCv2: SLC: Handle explcit flush for DMA ops (w/o IO-coherency)
Vineet Gupta
1
-2
/
+62
2015-06-22
ARCv2: MMUv4: support aliasing icache config
Vineet Gupta
1
-1
/
+13
2015-06-22
ARCv2: MMUv4: cache programming model changes
Vineet Gupta
1
-15
/
+97
2015-06-19
ARC: untangle cache flush loop
Vineet Gupta
1
-25
/
+55
2015-06-19
ARC: cacheflush: No need to retain DC_CTRL from __before_dc_op()
Vineet Gupta
1
-20
/
+19
2015-06-19
ARC: cacheflush: move some code around, delete old comments
Vineet Gupta
1
-165
/
+102
2015-06-19
ARC: mm/cache_arc700.c -> mm/cache.c
Vineet Gupta
1
-0
/
+723