summaryrefslogtreecommitdiff
AgeCommit message (Expand)AuthorFilesLines
2018-11-01drm/dp: Define payload size for DP SDP PPS packetManasi Navare1-0/+1
2018-11-01drm/i915/dp: Validate modes using max Output BPP and slice count when DSC sup...Manasi Navare1-1/+30
2018-11-01drm/i915/dp: Add helpers for Compressed BPP and Slice Count for DSCManasi Navare2-0/+108
2018-11-01drm/dp: DRM DP helper/macros to get DP sink DSC parametersManasi Navare2-0/+120
2018-11-01drm/i915/dp: Cache the DP/eDP DSC DPCD register set on Hotplug/eDP InitManasi Navare2-0/+33
2018-11-01drm/dp: Add DP DSC DPCD receiver capability size define and missing SHIFTManasi Navare1-0/+6
2018-11-01drm/i915/dsc: Add slice_row_per_frame in DSC PPS programmingAnusha Srivatsa1-0/+1
2018-10-31drm/i915/icl: Program HS_TX_TIMEOUT/LP_RX_TIMEOUT/TA_TIMEOUT registersMadhav Chauhan3-0/+54
2018-10-31drm/i915/icl: Define DSI timeout registersMadhav Chauhan1-0/+43
2018-10-31drm/i915/icl: Disable DSI IO powerMadhav Chauhan1-0/+23
2018-10-31drm/i915/icl: Disable DSI portsMadhav Chauhan1-0/+23
2018-10-31drm/i915/icl: Disable portsync modeMadhav Chauhan1-0/+10
2018-10-31drm/i915/icl: Disable DDI functionMadhav Chauhan1-0/+8
2018-10-31drm/i915/icl: Put DSI link in ULPSMadhav Chauhan1-0/+26
2018-10-31drm/i915/icl: Power down DSI panelMadhav Chauhan1-0/+15
2018-10-31drm/i915/icl: Disable DSI transcodersMadhav Chauhan1-0/+26
2018-10-31drm/i915/icl: Turn OFF panel backlightMadhav Chauhan1-0/+12
2018-10-31drm/i915/icl: Turn ON panel backlightMadhav Chauhan1-0/+6
2018-10-31drm/i915/icl: Wait for header/payload credits releaseMadhav Chauhan1-0/+74
2018-10-31drm/i915/ringbuffer: change header SPDX identifier to MITJonathan Gray1-1/+1
2018-10-31drm/i915/icl: Power on DSI panelMadhav Chauhan1-0/+7
2018-10-31drm/i915/icl: Set max return packet size for DSI panelMadhav Chauhan1-0/+33
2018-10-31drm/i915/dsi: move connector mode functions to common fileMadhav Chauhan3-48/+50
2018-10-31drm/i915/icl: Move dsi host init code to common fileMadhav Chauhan3-34/+39
2018-10-31drm/i915/selftest: test aligned offsets for 64KMatthew Auld1-4/+18
2018-10-31drm/i915/gtt: Revert "Disable read-only support under GVT"Hang Yuan1-6/+2
2018-10-30drm/i915/icl: Enable DC9 as lowest possible state during screen-offAnimesh Manna3-14/+41
2018-10-30drm/i915: Stop calling intel_opregion unregister/register in suspend/resumeChris Wilson3-71/+111
2018-10-30drm/i915/gtt: Reuse the read-only 64KiB scratch page and directoriesChris Wilson1-4/+26
2018-10-30drm/i915/gtt: Record the scratch pteChris Wilson2-46/+50
2018-10-29drm/i915: Switch the order of function parametersDhinakaran Pandiyan1-3/+3
2018-10-29drm/i915: Do not program aux plane offsets on gen11+Dhinakaran Pandiyan1-3/+5
2018-10-29drm/i915: Add function to check for linear surfacesDhinakaran Pandiyan1-4/+8
2018-10-29drm/i915: Move VIDEO_DIP_CTL definitions to their right place.Dhinakaran Pandiyan1-10/+9
2018-10-29drm/i915: Fix VIDEO_DIP_CTL bit shiftsDhinakaran Pandiyan1-6/+6
2018-10-29drm/i915: Simplify has_sagv functionRodrigo Vivi1-9/+2
2018-10-29drm/i915/selftests: Test vm isolationChris Wilson1-0/+318
2018-10-29drm/i915/glk: Remove 99% limitation.Rodrigo Vivi1-16/+2
2018-10-29drm/i915: Kill GEN_FOREVERRodrigo Vivi1-10/+2
2018-10-29drm/i915: Prefer IS_GEN<n> check with bitmask.Rodrigo Vivi11-15/+15
2018-10-29drm/i915: Define Intel HDCP2.2 registersRamalingam C1-0/+32
2018-10-29drm: HDMI and DP specific HDCP2.2 definesRamalingam C2-0/+79
2018-10-29drm: hdcp2.2 authentication msg definitionsRamalingam C1-0/+184
2018-10-29drm/i915: Reassigning log level for HDCP failuresRamalingam C1-9/+9
2018-10-29drm/i915: wrapping all hdcp var into intel_hdcpRamalingam C4-58/+74
2018-10-26drm/i915: Park signaling thread while wrapping the seqnoChris Wilson1-0/+4
2018-10-26drm/i915/selftests: Check for hangs mid context execution testsChris Wilson1-10/+41
2018-10-26drm/i915/icl: Store available engine masks in INTEL_INFOTvrtko Ursulin2-18/+19
2018-10-26drm/i915: Compare user's 64b GTT offset even on 32bChris Wilson3-2/+3
2018-10-26drm/i915: Mark up GTT sizes as u64Chris Wilson4-8/+8
generated by cgit v1.2.3 (git 2.39.0) at 2024-12-02 03:05:16 +0300