diff options
| author | Lu Baolu <baolu.lu@linux.intel.com> | 2020-06-23 02:13:40 +0300 |
|---|---|---|
| committer | Greg Kroah-Hartman <gregkh@linuxfoundation.org> | 2020-07-22 10:33:18 +0300 |
| commit | 517708c47c660c9683c3f38cba67f2a644254943 (patch) | |
| tree | bdf847085230a7eed00a878a8bbdd7fbdc5497be /lib/mpi/mpiutil.c | |
| parent | 41389f739a5ef2adf4ce50cff38dbcfe7f2d96df (diff) | |
| download | linux-517708c47c660c9683c3f38cba67f2a644254943.tar.xz | |
iommu/vt-d: Make Intel SVM code 64-bit only
commit 9486727f5981a5ec5c0b699fb1777451bd6786e4 upstream.
Current Intel SVM is designed by setting the pgd_t of the processor page
table to FLPTR field of the PASID entry. The first level translation only
supports 4 and 5 level paging structures, hence it's infeasible for the
IOMMU to share a processor's page table when it's running in 32-bit mode.
Let's disable 32bit support for now and claim support only when all the
missing pieces are ready in the future.
Fixes: 1c4f88b7f1f92 ("iommu/vt-d: Shared virtual address in scalable mode")
Suggested-by: Joerg Roedel <jroedel@suse.de>
Signed-off-by: Lu Baolu <baolu.lu@linux.intel.com>
Link: https://lore.kernel.org/r/20200622231345.29722-2-baolu.lu@linux.intel.com
Signed-off-by: Joerg Roedel <jroedel@suse.de>
Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
Diffstat (limited to 'lib/mpi/mpiutil.c')
0 files changed, 0 insertions, 0 deletions