summaryrefslogtreecommitdiff
path: root/crypto/aes_generic.c
diff options
context:
space:
mode:
authorDaniel Thompson <daniel.thompson@linaro.org>2017-09-19 21:32:04 +0300
committerSudeep Holla <sudeep.holla@arm.com>2017-10-03 17:10:17 +0300
commitbc3d3447b66a9eb398c7cce96f05b7c78d725abc (patch)
treeac39d2efa83f71f509cabd0a7297a0270563f02b /crypto/aes_generic.c
parent2bd6bf03f4c1c59381d62c61d03f6cc3fe71f66e (diff)
downloadlinux-bc3d3447b66a9eb398c7cce96f05b7c78d725abc.tar.xz
arm64: dts: foundation-v8: Enable PSCI mode
Currently if the Foundation model is running ARM Trusted Firmware then the kernel, which is configured to use spin tables, cannot start secondary processors or "power off" the simulation. After adding a couple of labels to the include file and splitting out the spin-table configuration into a header, we add a couple of new headers together with two new DTs (GICv2 + PSCI and GICv3 + PSCI). The new GICv3+PSCI DT has been boot tested, the remaining three (two of which existed prior to this patch) have been "tested" by decompiling the blobs and comparing them against a reference. Acked-by: Mark Rutland <mark.rutland@arm.com> Signed-off-by: Daniel Thompson <daniel.thompson@linaro.org> Signed-off-by: Sudeep Holla <sudeep.holla@arm.com>
Diffstat (limited to 'crypto/aes_generic.c')
0 files changed, 0 insertions, 0 deletions