<feed xmlns='http://www.w3.org/2005/Atom'>
<title>BMC/Intel-BMC/linux.git/include/uapi/linux, branch dev-5.14-intel</title>
<subtitle>Intel OpenBMC Linux kernel source tree (mirror)</subtitle>
<id>https://git.radix-linux.su/BMC/Intel-BMC/linux.git/atom?h=dev-5.14-intel</id>
<link rel='self' href='https://git.radix-linux.su/BMC/Intel-BMC/linux.git/atom?h=dev-5.14-intel'/>
<link rel='alternate' type='text/html' href='https://git.radix-linux.su/BMC/Intel-BMC/linux.git/'/>
<updated>2021-10-19T22:10:39+00:00</updated>
<entry>
<title>soc: aspeed: lpc-sio: add SMI event triggering support</title>
<updated>2021-10-19T22:10:39+00:00</updated>
<author>
<name>Jae Hyun Yoo</name>
<email>jae.hyun.yoo@intel.com</email>
</author>
<published>2021-08-12T22:40:54+00:00</published>
<link rel='alternate' type='text/html' href='https://git.radix-linux.su/BMC/Intel-BMC/linux.git/commit/?id=c2b347a07158a30215720ad0ab9f109e4b449189'/>
<id>urn:sha1:c2b347a07158a30215720ad0ab9f109e4b449189</id>
<content type='text'>
Add SMI event triggering support.

Signed-off-by: Jae Hyun Yoo &lt;jae.hyun.yoo@intel.com&gt;
Change-Id: I711b5642a654e671a2d97d3079e3a1a055d400a0
</content>
</entry>
<entry>
<title>mailbox: ioctl to fetch mailbox size</title>
<updated>2021-10-19T22:10:38+00:00</updated>
<author>
<name>Arun P. Mohanan</name>
<email>arun.p.m@linux.intel.com</email>
</author>
<published>2021-03-18T10:18:09+00:00</published>
<link rel='alternate' type='text/html' href='https://git.radix-linux.su/BMC/Intel-BMC/linux.git/commit/?id=77e17b1e75532fad41d20a04429335bc5f8242e9'/>
<id>urn:sha1:77e17b1e75532fad41d20a04429335bc5f8242e9</id>
<content type='text'>
The size of mailbox differ from AST2500, AST2600 A0 and A1. Add an ioctl
support to fetch the mailbox size.

Tested:
Verfied ioctl call returns mailbox size as expected.

Change-Id: I4e261aaf8aa3fb108d6ad152d30a17b114d70ccd
Signed-off-by: Arun P. Mohanan &lt;arun.p.m@linux.intel.com&gt;
</content>
</entry>
<entry>
<title>Move JTAG state matrix to JTAG core header file</title>
<updated>2021-10-19T22:10:38+00:00</updated>
<author>
<name>Castro, Omar Eduardo</name>
<email>omar.eduardo.castro@intel.com</email>
</author>
<published>2021-03-05T19:34:37+00:00</published>
<link rel='alternate' type='text/html' href='https://git.radix-linux.su/BMC/Intel-BMC/linux.git/commit/?id=e0ffca8e4f9ad7dd89a462c63faee606fd2359eb'/>
<id>urn:sha1:e0ffca8e4f9ad7dd89a462c63faee606fd2359eb</id>
<content type='text'>
- Move TDI state matrix to core header file
- These changes are done based on feedback from Paul
  Fertser, from the OpenOCD.

Test:
SPR ASD Sanity and jtag_test finished successfully.
ICX ASD Sanity and jtag_test finished successfully.

Change-Id: Idb612e50d5a8ea5929f7c9241d279c345587983a
Signed-off-by: Castro, Omar Eduardo &lt;omar.eduardo.castro@intel.com&gt;
</content>
</entry>
<entry>
<title>ASD Prevent TDI remaining bits to be override during JTAG xfer</title>
<updated>2021-10-19T22:10:38+00:00</updated>
<author>
<name>Ernesto Corona</name>
<email>ernesto.corona@intel.com</email>
</author>
<published>2021-03-04T00:11:47+00:00</published>
<link rel='alternate' type='text/html' href='https://git.radix-linux.su/BMC/Intel-BMC/linux.git/commit/?id=98b171955ae9f0860fc3313fddf4d081e8517b57'/>
<id>urn:sha1:98b171955ae9f0860fc3313fddf4d081e8517b57</id>
<content type='text'>
JTAG xfer length is measured in bits and it is allowed to send non 8-bit
aligned xfers. For such xfers we will read the content of the remaining
bits in the last byte of tdi buffer and restore those bits along with
the xfer readback.

Add also linux types to JTAG header to remove external dependencies.

Test:
SPR ASD Sanity and jtag_test finished successfully.
SKX ASD Sanity and jtag_test finished successfully.

Signed-off-by: Ernesto Corona &lt;ernesto.corona@intel.com&gt;
</content>
</entry>
<entry>
<title>aspeed-mctp: Add EID information related ioctls</title>
<updated>2021-10-19T22:10:35+00:00</updated>
<author>
<name>Karol Wachowski</name>
<email>karol.wachowski@intel.com</email>
</author>
<published>2020-11-24T13:59:43+00:00</published>
<link rel='alternate' type='text/html' href='https://git.radix-linux.su/BMC/Intel-BMC/linux.git/commit/?id=781b13f76197e0bae6f97cf52124c13fa0ded77b'/>
<id>urn:sha1:781b13f76197e0bae6f97cf52124c13fa0ded77b</id>
<content type='text'>
Implement two new ioctls for storing EID related information:
 * ASPEED_MCTP_IOCTL_GET_EID_INFO
 * ASPEED_MCTP_IOCTL_SET_EID_INFO

Driver stores EID mapping in a list which is traversed when
one tries to get information using ASPEED_MCTP_IOCTL_GET_EID_INFO
ioctl, when given EID mapping is not found in the list, next entry
is returned. When there are no entries with EIDs higher than specified
in the IOCTL call -ENODEV is returned.

Whenever new information about EID mapping is stored with
ASPEED_MCTP_IOCTL_SET_EID_INFO ioctl driver empties exsiting
list of mappings and creates new one based on user input.
After insertion list is sorted by EID. Invalid input
such as duplicated EIDs will cause driver to return -EINVAL.

Signed-off-by: Karol Wachowski &lt;karol.wachowski@intel.com&gt;
</content>
</entry>
<entry>
<title>soc: aspeed: mctp: Add API to register client for MCTP type</title>
<updated>2021-10-19T22:10:35+00:00</updated>
<author>
<name>Andrzej Kacprowski</name>
<email>andrzej.kacprowski@linux.intel.com</email>
</author>
<published>2020-12-03T09:48:12+00:00</published>
<link rel='alternate' type='text/html' href='https://git.radix-linux.su/BMC/Intel-BMC/linux.git/commit/?id=0934fccf9a916c7c2be67a37746047067ab48c1e'/>
<id>urn:sha1:0934fccf9a916c7c2be67a37746047067ab48c1e</id>
<content type='text'>
MCTP client can register for receiving packets with selected
MCTP message type or PCIE vendor defined message type.
Vendor defined type is 2 bytes but in Intel VDMs the first byte
is variable and only the second byte contains constant message
type - to support this use case we have to specify 2 byte mask
that is applied to packet type before comparing with registered
vendor type.
When MCTP packet arrives its header is compared with a list
of registered (vendor) types.
If no client registered for packet's (vendor) type then
the packet is dispatched to the default client.

Fragmented packets are not considered for type matching.

Only one client can register for given (vendor) type.
Client can register for multiple (vendor) types.

All packet fields must be specified in big endian byte
order.

This feature allows to support multiple clients simultaneously
but only one client per (vendor) message type.
For example we can have PECI client in kernel that uses PECI
vendor message type, dcpmm daemon in user space that handles
NVDIMM vendor type messages and mctpd service that handles MCTP
control and PLDM message types.

tested with peci_mctp_test application

Signed-off-by: Andrzej Kacprowski &lt;andrzej.kacprowski@linux.intel.com&gt;
</content>
</entry>
<entry>
<title>soc: aspeed: mctp: Add IOCTL to register default client</title>
<updated>2021-10-19T22:10:35+00:00</updated>
<author>
<name>Andrzej Kacprowski</name>
<email>andrzej.kacprowski@linux.intel.com</email>
</author>
<published>2020-11-20T20:13:55+00:00</published>
<link rel='alternate' type='text/html' href='https://git.radix-linux.su/BMC/Intel-BMC/linux.git/commit/?id=3301a2fe16b33ce386afcd6ac8c29fb56751214a'/>
<id>urn:sha1:3301a2fe16b33ce386afcd6ac8c29fb56751214a</id>
<content type='text'>
Add IOCTL to register given client as default client that
receives all packets that were not dispatched to other
clients.
This IOCTL is intended to be used by mctpd service or test
application that should receive all packets that are not
claimed by other clients.
mctpd service might not be the first user space
client since dcpmm or telemetry client can start
before mctpd or mctpd can crash and be restarted
automatically at any time.

To preserve backward compatibility with mctpd, the first user space
client will be registered automatically as default client - once mctpd
is modified to call ASPEED_MCTP_IOCTL_REGISTER_DEFAULT_HANDLER we
can remove this workaround.

Signed-off-by: Andrzej Kacprowski &lt;andrzej.kacprowski@linux.intel.com&gt;
</content>
</entry>
<entry>
<title>hwmon: peci: PCS utils</title>
<updated>2021-10-19T22:10:34+00:00</updated>
<author>
<name>Zbigniew Lukwinski</name>
<email>zbigniew.lukwinski@linux.intel.com</email>
</author>
<published>2020-06-16T09:34:28+00:00</published>
<link rel='alternate' type='text/html' href='https://git.radix-linux.su/BMC/Intel-BMC/linux.git/commit/?id=d8cb9eb815e9dd4fb7f70820874db9b7db014b2e'/>
<id>urn:sha1:d8cb9eb815e9dd4fb7f70820874db9b7db014b2e</id>
<content type='text'>
1. Helpers for reading/writing PCS registers added.
2. PECI sensor configuration structure definition and helpers added.
3. New PECI PCS index and parameters definitions added.

Tested:
 * on WilsonCity platform
 * hwmon/peci modules work as before the change

Signed-off-by: Zbigniew Lukwinski &lt;zbigniew.lukwinski@linux.intel.com&gt;
</content>
</entry>
<entry>
<title>soc: aspeed: mctp: Add initial driver for ast2600-mctp</title>
<updated>2021-10-19T22:10:34+00:00</updated>
<author>
<name>Iwona Winiarska</name>
<email>iwona.winiarska@intel.com</email>
</author>
<published>2020-04-06T20:00:46+00:00</published>
<link rel='alternate' type='text/html' href='https://git.radix-linux.su/BMC/Intel-BMC/linux.git/commit/?id=497b80eaa5c3a4e68e31905bba6071a6b890662c'/>
<id>urn:sha1:497b80eaa5c3a4e68e31905bba6071a6b890662c</id>
<content type='text'>
Currently, there is no proper MCTP networking subsystem in Linux.
Until we are able to work out the details of that, we are going to
expose HW to userspace using raw read/write interface.
Because of that, this driver is not intended to be submitted upstream.

Here we are providing a simple device driver for AST2600 MCTP
controller.

v2: Added workarounds for BMC reboot/reset, corrected endianess comment,
    changed TX_BUF_ADDR to be consistent, fixed typos.

v3: Added workaround for RX hang, added swapping PCIe VDM header to
    network order, corrected buffer allocation size.

v4: Fixed TX broken after sending 32 byte packet

Signed-off-by: Iwona Winiarska &lt;iwona.winiarska@intel.com&gt;
Signed-off-by: Andrzej Kacprowski &lt;andrzej.kacprowski@linux.intel.com&gt;
</content>
</entry>
<entry>
<title>enable AST2600 I3C</title>
<updated>2021-10-19T22:10:33+00:00</updated>
<author>
<name>Jae Hyun Yoo</name>
<email>jae.hyun.yoo@intel.com</email>
</author>
<published>2020-05-07T01:11:29+00:00</published>
<link rel='alternate' type='text/html' href='https://git.radix-linux.su/BMC/Intel-BMC/linux.git/commit/?id=44ce41d4a14f9858cbab3bd23e65265b91702829'/>
<id>urn:sha1:44ce41d4a14f9858cbab3bd23e65265b91702829</id>
<content type='text'>
This commit ports I3C related changes from Aspeed SDK v00.05.05.
It also includes Vitor's I3C cdev implementation which isn't
upstreamed yet so it should be refined later.

Signed-off-by: Ryan Chen &lt;ryan_chen@aspeedtech.com&gt;
Signed-off-by: Vitor Soares &lt;soares@synopsys.com&gt;
Signed-off-by: Jae Hyun Yoo &lt;jae.hyun.yoo@intel.com&gt;
</content>
</entry>
</feed>
