<feed xmlns='http://www.w3.org/2005/Atom'>
<title>BMC/Intel-BMC/linux.git/include/linux/qed/qed_eth_if.h, branch master</title>
<subtitle>Intel OpenBMC Linux kernel source tree (mirror)</subtitle>
<id>https://git.radix-linux.su/BMC/Intel-BMC/linux.git/atom?h=master</id>
<link rel='self' href='https://git.radix-linux.su/BMC/Intel-BMC/linux.git/atom?h=master'/>
<link rel='alternate' type='text/html' href='https://git.radix-linux.su/BMC/Intel-BMC/linux.git/'/>
<updated>2017-06-05T03:08:31+00:00</updated>
<entry>
<title>qed: VF XDP support</title>
<updated>2017-06-05T03:08:31+00:00</updated>
<author>
<name>Mintz, Yuval</name>
<email>Yuval.Mintz@cavium.com</email>
</author>
<published>2017-06-04T10:31:08+00:00</published>
<link rel='alternate' type='text/html' href='https://git.radix-linux.su/BMC/Intel-BMC/linux.git/commit/?id=cbb8a12c089c7f04b86d08d89bdab71ec9bff1f5'/>
<id>urn:sha1:cbb8a12c089c7f04b86d08d89bdab71ec9bff1f5</id>
<content type='text'>
The final addition on the qed front -
 - VFs would now require their PFs to provide multiple CIDs
 - Based on the availability of connections from PF, determine whether
   XDP is feasible and share it with qede via dev_info.

Signed-off-by: Yuval Mintz &lt;Yuval.Mintz@cavium.com&gt;
Signed-off-by: David S. Miller &lt;davem@davemloft.net&gt;
</content>
</entry>
<entry>
<title>qed*: L2 interface to use the SB structures directly</title>
<updated>2017-06-05T03:08:30+00:00</updated>
<author>
<name>Mintz, Yuval</name>
<email>Yuval.Mintz@cavium.com</email>
</author>
<published>2017-06-04T10:31:01+00:00</published>
<link rel='alternate' type='text/html' href='https://git.radix-linux.su/BMC/Intel-BMC/linux.git/commit/?id=f604b17d7fdef574792a7e0b39f1b926d6b43d9d'/>
<id>urn:sha1:f604b17d7fdef574792a7e0b39f1b926d6b43d9d</id>
<content type='text'>
Part of an effort of a cleaner seperation between qed and the protocol
drivers, the L2 interface is to use the SB structure for initialization
purposes opaquely.

Signed-off-by: Yuval Mintz &lt;Yuval.Mintz@cavium.com&gt;
Signed-off-by: David S. Miller &lt;davem@davemloft.net&gt;
</content>
</entry>
<entry>
<title>qed*: Fix issues in the ptp filter config implementation.</title>
<updated>2017-05-02T19:33:01+00:00</updated>
<author>
<name>sudarsana.kalluru@cavium.com</name>
<email>sudarsana.kalluru@cavium.com</email>
</author>
<published>2017-05-02T08:11:03+00:00</published>
<link rel='alternate' type='text/html' href='https://git.radix-linux.su/BMC/Intel-BMC/linux.git/commit/?id=8d3f87d8cd0a16c58ae7e4410938528866c1c0db'/>
<id>urn:sha1:8d3f87d8cd0a16c58ae7e4410938528866c1c0db</id>
<content type='text'>
PTP hardware filter configuration performed by the driver for a given
user requested config is not correct for some of the PTP modes.
Following changes are needed for PTP config-filter implementation.
 1. NIG_REG_TX_PTP_EN register - Bits 0/1/2 respectively enables
    TimeSync/"V1 frame format support"/"V2 frame format support" on
    the TX side. Set the associated bits based on the user request.
 2. ptp4l application fails to operate in Peer Delay mode. Following
    changes are needed to fix this,
    a. Driver should enable (set to 0) DA #1-related bits for IPv4,
       IPv6 and MAC destination addresses in these registers:
         NIG_REG_TX_LLH_PTP_RULE_MASK
         NIG_REG_LLH_PTP_RULE_MASK
    b. NIG_REG_LLH_PTP_PARAM_MASK/NIG_REG_TX_LLH_PTP_PARAM_MASK should
       be set to 0x0 in all modes.

Signed-off-by: Sudarsana Reddy Kalluru &lt;Sudarsana.Kalluru@cavium.com&gt;
Signed-off-by: Yuval Mintz &lt;Yuval.Mintz@cavium.com&gt;
Signed-off-by: David S. Miller &lt;davem@davemloft.net&gt;
</content>
</entry>
<entry>
<title>qed/qede: Add UDP ports in bulletin board</title>
<updated>2017-04-25T15:49:31+00:00</updated>
<author>
<name>Chopra, Manish</name>
<email>Manish.Chopra@cavium.com</email>
</author>
<published>2017-04-24T17:00:48+00:00</published>
<link rel='alternate' type='text/html' href='https://git.radix-linux.su/BMC/Intel-BMC/linux.git/commit/?id=97379f15c21e7ae27eb1ecf84adcace42c960c87'/>
<id>urn:sha1:97379f15c21e7ae27eb1ecf84adcace42c960c87</id>
<content type='text'>
This patch adds support for UDP ports in bulletin board
to notify UDP ports change to the VFs

Signed-off-by: Manish Chopra &lt;manish.chopra@cavium.com&gt;
Signed-off-by: Yuval Mintz &lt;yuval.mintz@cavium.com&gt;
Signed-off-by: David S. Miller &lt;davem@davemloft.net&gt;
</content>
</entry>
<entry>
<title>qed: aRFS infrastructure support</title>
<updated>2017-04-17T17:06:18+00:00</updated>
<author>
<name>Chopra, Manish</name>
<email>Manish.Chopra@cavium.com</email>
</author>
<published>2017-04-13T11:54:44+00:00</published>
<link rel='alternate' type='text/html' href='https://git.radix-linux.su/BMC/Intel-BMC/linux.git/commit/?id=d51e4af5c2092c48a06ceaf2323b13a39a2df4ee'/>
<id>urn:sha1:d51e4af5c2092c48a06ceaf2323b13a39a2df4ee</id>
<content type='text'>
This patch adds necessary APIs to interface with
qede aRFS support in successive patch.

It also reserves separate PTT entry for aRFS,
[as being in fastpath flow] for hardware access instead of
trying to acquire it at run time from the ptt pool.

Signed-off-by: Manish Chopra &lt;manish.chopra@cavium.com&gt;
Signed-off-by: Yuval Mintz &lt;yuval.mintz@cavium.com&gt;
Signed-off-by: David S. Miller &lt;davem@davemloft.net&gt;
</content>
</entry>
<entry>
<title>qed: Add infrastructure for PTP support</title>
<updated>2017-02-15T17:42:52+00:00</updated>
<author>
<name>Sudarsana Reddy Kalluru</name>
<email>sudarsana.Kalluru@cavium.com</email>
</author>
<published>2017-02-15T08:24:10+00:00</published>
<link rel='alternate' type='text/html' href='https://git.radix-linux.su/BMC/Intel-BMC/linux.git/commit/?id=c78c70fa30e23dc6cdb394f6c13880919499fba5'/>
<id>urn:sha1:c78c70fa30e23dc6cdb394f6c13880919499fba5</id>
<content type='text'>
The patch adds the required qed interfaces for configuring/reading
the PTP clock on the adapter.

Signed-off-by: Sudarsana Reddy Kalluru &lt;Sudarsana.Kalluru@cavium.com&gt;
Signed-off-by: Yuval Mintz &lt;Yuval.Mintz@cavium.com&gt;
Signed-off-by: David S. Miller &lt;davem@davemloft.net&gt;
</content>
</entry>
<entry>
<title>qed*: RSS indirection based on queue-handles</title>
<updated>2017-01-02T02:02:14+00:00</updated>
<author>
<name>Mintz, Yuval</name>
<email>Yuval.Mintz@cavium.com</email>
</author>
<published>2017-01-01T11:57:07+00:00</published>
<link rel='alternate' type='text/html' href='https://git.radix-linux.su/BMC/Intel-BMC/linux.git/commit/?id=f29ffdb65ff0eaf95d2a2b80f0dee3fbd5a64772'/>
<id>urn:sha1:f29ffdb65ff0eaf95d2a2b80f0dee3fbd5a64772</id>
<content type='text'>
A step toward having qede agnostic to the queue configurations
in firmware/hardware - let the RSS indirections use queue handles
instead of actual queue indices.

Signed-off-by: Yuval Mintz &lt;Yuval.Mintz@cavium.com&gt;
Signed-off-by: David S. Miller &lt;davem@davemloft.net&gt;
</content>
</entry>
<entry>
<title>qed*: Update to dual-license</title>
<updated>2017-01-02T02:02:14+00:00</updated>
<author>
<name>Mintz, Yuval</name>
<email>Yuval.Mintz@cavium.com</email>
</author>
<published>2017-01-01T11:57:00+00:00</published>
<link rel='alternate' type='text/html' href='https://git.radix-linux.su/BMC/Intel-BMC/linux.git/commit/?id=e8f1cb507d01205e03f69809af4347ed8ec9db5b'/>
<id>urn:sha1:e8f1cb507d01205e03f69809af4347ed8ec9db5b</id>
<content type='text'>
Since the submission of the qedr driver, there's inconsistency
in the licensing of the various qed/qede files - some are GPLv2
and some are dual-license.
Since qedr requires dual-license and it's dependent on both,
we're updating the licensing of all qed/qede source files.

Signed-off-by: Yuval Mintz &lt;Yuval.Mintz@cavium.com&gt;
Signed-off-by: David S. Miller &lt;davem@davemloft.net&gt;
</content>
</entry>
<entry>
<title>qed*: Handle-based L2-queues.</title>
<updated>2016-11-30T19:32:04+00:00</updated>
<author>
<name>Mintz, Yuval</name>
<email>Yuval.Mintz@cavium.com</email>
</author>
<published>2016-11-29T14:47:06+00:00</published>
<link rel='alternate' type='text/html' href='https://git.radix-linux.su/BMC/Intel-BMC/linux.git/commit/?id=3da7a37ae6886cfba9ef35428eb976fc2ef561fa'/>
<id>urn:sha1:3da7a37ae6886cfba9ef35428eb976fc2ef561fa</id>
<content type='text'>
The driver needs to maintain several FW/HW-indices for each one of
its queues. Currently, that mapping is done by the QED where it uses
an rx/tx array of so-called hw-cids, populating them whenever a new
queue is opened and clearing them upon destruction of said queues.

This maintenance is far from ideal - there's no real reason why
QED needs to maintain such a data-structure. It becomes even worse
when considering the fact that the PF's queues and its child VFs' queues
are all mapped into the same data-structure.
As a by-product, the set of parameters an interface needs to supply for
queue APIs is non-trivial, and some of the variables in the API
structures have different meaning depending on their exact place
in the configuration flow.

This patch re-organizes the way L2 queues are configured and maintained.
In short:
  - Required parameters for queue init are now well-defined.
  - Qed would allocate a queue-cid based on parameters.
    Upon initialization success, it would return a handle to caller.
  - Queue-handle would be maintained by entity requesting queue-init,
    not necessarily qed.
  - All further queue-APIs [update, destroy] would use the opaque
    handle as reference for the queue instead of various indices.

The possible owners of such handles:
  - PF queues [qede] - complete handles based on provided configuration.
  - VF queues [qede] - fw-context-less handles, containing only relative
    information; Only the PF-side would need the absolute indices
    for configuration, so they're omitted here.
  - VF queues [qed, PF-side] - complete handles based on VF initialization.

Signed-off-by: Yuval Mintz &lt;Yuval.Mintz@cavium.com&gt;
Signed-off-by: David S. Miller &lt;davem@davemloft.net&gt;
</content>
</entry>
<entry>
<title>qed: Learn resources from management firmware</title>
<updated>2016-10-31T19:52:36+00:00</updated>
<author>
<name>Tomer Tayar</name>
<email>Tomer.Tayar@cavium.com</email>
</author>
<published>2016-10-31T05:14:27+00:00</published>
<link rel='alternate' type='text/html' href='https://git.radix-linux.su/BMC/Intel-BMC/linux.git/commit/?id=2edbff8dcb5da324fd4c4fe953629e4f6ca73c99'/>
<id>urn:sha1:2edbff8dcb5da324fd4c4fe953629e4f6ca73c99</id>
<content type='text'>
Currently, each interfaces assumes it receives an equal portion
of HW/FW resources, but this is wasteful - different partitions
[and specifically, parititions exposing different protocol support]
might require different resources.

Implement a new resource learning scheme where the information is
received directly from the management firmware [which has knowledge
of all of the functions and can serve as arbiter].

Signed-off-by: Tomer Tayar &lt;Tomer.Tayar@cavium.com&gt;
Signed-off-by: Yuval Mintz &lt;Yuval.Mintz@cavium.com&gt;
Signed-off-by: David S. Miller &lt;davem@davemloft.net&gt;
</content>
</entry>
</feed>
