<feed xmlns='http://www.w3.org/2005/Atom'>
<title>BMC/Intel-BMC/linux.git/drivers/crypto/cavium/nitrox/nitrox_dev.h, branch dev-5.4</title>
<subtitle>Intel OpenBMC Linux kernel source tree (mirror)</subtitle>
<id>https://git.radix-linux.su/BMC/Intel-BMC/linux.git/atom?h=dev-5.4</id>
<link rel='self' href='https://git.radix-linux.su/BMC/Intel-BMC/linux.git/atom?h=dev-5.4'/>
<link rel='alternate' type='text/html' href='https://git.radix-linux.su/BMC/Intel-BMC/linux.git/'/>
<updated>2019-08-15T11:52:13+00:00</updated>
<entry>
<title>crypto: cavium/nitrox - Allocate asymmetric crypto command queues</title>
<updated>2019-08-15T11:52:13+00:00</updated>
<author>
<name>Phani Kiran Hemadri</name>
<email>phemadri@marvell.com</email>
</author>
<published>2019-08-08T12:17:37+00:00</published>
<link rel='alternate' type='text/html' href='https://git.radix-linux.su/BMC/Intel-BMC/linux.git/commit/?id=b31c17c852736846c917bbd7f1263ea7258fbdce'/>
<id>urn:sha1:b31c17c852736846c917bbd7f1263ea7258fbdce</id>
<content type='text'>
This patch adds support to allocate CNN55XX device AQMQ command queues
required for submitting asymmetric crypto requests.

Signed-off-by: Phani Kiran Hemadri &lt;phemadri@marvell.com&gt;
Reviewed-by: Srikanth Jampala &lt;jsrikanth@marvell.com&gt;
Signed-off-by: Herbert Xu &lt;herbert@gondor.apana.org.au&gt;
</content>
</entry>
<entry>
<title>crypto: cavium/nitrox - Add support for loading asymmetric crypto firmware</title>
<updated>2019-07-26T12:08:05+00:00</updated>
<author>
<name>Phani Kiran Hemadri</name>
<email>phemadri@marvell.com</email>
</author>
<published>2019-07-09T15:24:24+00:00</published>
<link rel='alternate' type='text/html' href='https://git.radix-linux.su/BMC/Intel-BMC/linux.git/commit/?id=a7268c4d4205b7f92eb77ac99d64099152b0f738'/>
<id>urn:sha1:a7268c4d4205b7f92eb77ac99d64099152b0f738</id>
<content type='text'>
This patch adds support to load Asymmetric crypto firmware on
AE cores of CNN55XX device. Firmware is stored on UCD block 2
and all available AE cores are tagged to group 0.

Signed-off-by: Phani Kiran Hemadri &lt;phemadri@marvell.com&gt;
Reviewed-by: Srikanth Jampala &lt;jsrikanth@marvell.com&gt;
Signed-off-by: Herbert Xu &lt;herbert@gondor.apana.org.au&gt;
</content>
</entry>
<entry>
<title>crypto: cavium/nitrox - Enabled Mailbox support</title>
<updated>2018-12-13T10:24:39+00:00</updated>
<author>
<name>Srikanth, Jampala</name>
<email>Jampala.Srikanth@cavium.com</email>
</author>
<published>2018-12-04T12:55:54+00:00</published>
<link rel='alternate' type='text/html' href='https://git.radix-linux.su/BMC/Intel-BMC/linux.git/commit/?id=cf718eaa8f9b2cb8a372dcfd5ef701188e233558'/>
<id>urn:sha1:cf718eaa8f9b2cb8a372dcfd5ef701188e233558</id>
<content type='text'>
Enabled the PF-&gt;VF Mailbox support. Mailbox message are interpreted
as {type, opcode, data}. Supported message types are REQ, ACK and NACK.

Signed-off-by: Srikanth Jampala &lt;Jampala.Srikanth@cavium.com&gt;
Signed-off-by: Herbert Xu &lt;herbert@gondor.apana.org.au&gt;
</content>
</entry>
<entry>
<title>crypto: cavium/nitrox - Enable interrups for PF in SR-IOV mode.</title>
<updated>2018-11-29T08:27:04+00:00</updated>
<author>
<name>Srikanth, Jampala</name>
<email>Jampala.Srikanth@cavium.com</email>
</author>
<published>2018-11-21T09:52:24+00:00</published>
<link rel='alternate' type='text/html' href='https://git.radix-linux.su/BMC/Intel-BMC/linux.git/commit/?id=7a027b57f959660547779b6290a3b50ff1601980'/>
<id>urn:sha1:7a027b57f959660547779b6290a3b50ff1601980</id>
<content type='text'>
Enable the available interrupt vectors for PF in SR-IOV Mode.
Only single vector entry 192 is valid of PF. This is used to
notify any hardware errors and mailbox messages from VF(s).

Signed-off-by: Srikanth Jampala &lt;Jampala.Srikanth@cavium.com&gt;
Signed-off-by: Herbert Xu &lt;herbert@gondor.apana.org.au&gt;
</content>
</entry>
<entry>
<title>crypto: cavium/nitrox - use pci_alloc_irq_vectors() while enabling MSI-X.</title>
<updated>2018-10-05T02:22:48+00:00</updated>
<author>
<name>Srikanth Jampala</name>
<email>Jampala.Srikanth@cavium.com</email>
</author>
<published>2018-09-29T08:19:10+00:00</published>
<link rel='alternate' type='text/html' href='https://git.radix-linux.su/BMC/Intel-BMC/linux.git/commit/?id=5155e118dda982342c2d21ecb292c8cc8b566e8d'/>
<id>urn:sha1:5155e118dda982342c2d21ecb292c8cc8b566e8d</id>
<content type='text'>
replace pci_enable_msix_exact() with pci_alloc_irq_vectors(). get the
required vector count from pci_msix_vec_count().
use struct nitrox_q_vector as the argument to tasklets.

Signed-off-by: Srikanth Jampala &lt;Jampala.Srikanth@cavium.com&gt;
Reviewed-by: Gadam Sreerama &lt;sgadam@cavium.com&gt;
Signed-off-by: Herbert Xu &lt;herbert@gondor.apana.org.au&gt;
</content>
</entry>
<entry>
<title>crypto: cavium/nitrox - NITROX command queue changes.</title>
<updated>2018-10-05T02:22:48+00:00</updated>
<author>
<name>Srikanth Jampala</name>
<email>Jampala.Srikanth@cavium.com</email>
</author>
<published>2018-09-29T08:19:09+00:00</published>
<link rel='alternate' type='text/html' href='https://git.radix-linux.su/BMC/Intel-BMC/linux.git/commit/?id=e7892dd6d8b0c9149ac2393b27f8913fa09227b5'/>
<id>urn:sha1:e7892dd6d8b0c9149ac2393b27f8913fa09227b5</id>
<content type='text'>
Use node based allocations for queues. consider the dma address
alignment changes, while calculating the queue base address.
added checks in cleanup functions. Minor changes to queue variable names

Signed-off-by: Srikanth Jampala &lt;Jampala.Srikanth@cavium.com&gt;
Reviewed-by: Gadam Sreerama &lt;sgadam@cavium.com&gt;
Signed-off-by: Herbert Xu &lt;herbert@gondor.apana.org.au&gt;
</content>
</entry>
<entry>
<title>crypto: cavium/nitrox - updated debugfs information.</title>
<updated>2018-09-28T04:46:26+00:00</updated>
<author>
<name>Srikanth Jampala</name>
<email>Jampala.Srikanth@cavium.com</email>
</author>
<published>2018-09-21T11:38:02+00:00</published>
<link rel='alternate' type='text/html' href='https://git.radix-linux.su/BMC/Intel-BMC/linux.git/commit/?id=2a8780be9c26457b84d786f7ac9ed110625dde92'/>
<id>urn:sha1:2a8780be9c26457b84d786f7ac9ed110625dde92</id>
<content type='text'>
Updated debugfs to provide device partname and frequency etc.
New file "stats" shows the number of requests posted, dropped and
completed.

Signed-off-by: Srikanth Jampala &lt;Jampala.Srikanth@cavium.com&gt;
Signed-off-by: Herbert Xu &lt;herbert@gondor.apana.org.au&gt;
</content>
</entry>
<entry>
<title>crypto: cavium/nitrox - add support for per device request statistics.</title>
<updated>2018-09-28T04:46:26+00:00</updated>
<author>
<name>Srikanth Jampala</name>
<email>Jampala.Srikanth@cavium.com</email>
</author>
<published>2018-09-21T11:38:01+00:00</published>
<link rel='alternate' type='text/html' href='https://git.radix-linux.su/BMC/Intel-BMC/linux.git/commit/?id=fec165c947935b2b65fac3ee8081b4a5aa960872'/>
<id>urn:sha1:fec165c947935b2b65fac3ee8081b4a5aa960872</id>
<content type='text'>
Add per device statistics like number of requests posted,
dropped and completed etc.

Signed-off-by: Srikanth Jampala &lt;Jampala.Srikanth@cavium.com&gt;
Signed-off-by: Herbert Xu &lt;herbert@gondor.apana.org.au&gt;
</content>
</entry>
<entry>
<title>crypto: cavium/nitrox - added support to identify the NITROX device partname.</title>
<updated>2018-09-28T04:46:26+00:00</updated>
<author>
<name>Srikanth Jampala</name>
<email>Jampala.Srikanth@cavium.com</email>
</author>
<published>2018-09-21T11:38:00+00:00</published>
<link rel='alternate' type='text/html' href='https://git.radix-linux.su/BMC/Intel-BMC/linux.git/commit/?id=48e10548f82ea33e01ab8ed92dbcb9513463cb90'/>
<id>urn:sha1:48e10548f82ea33e01ab8ed92dbcb9513463cb90</id>
<content type='text'>
Get the device partname based on it's capabilities like,
core frequency, number of cores and revision id.

Signed-off-by: Srikanth Jampala &lt;Jampala.Srikanth@cavium.com&gt;
Signed-off-by: Herbert Xu &lt;herbert@gondor.apana.org.au&gt;
</content>
</entry>
<entry>
<title>crypto: cavium/nitrox - Added support for SR-IOV configuration.</title>
<updated>2018-09-14T06:08:53+00:00</updated>
<author>
<name>Srikanth Jampala</name>
<email>Jampala.Srikanth@cavium.com</email>
</author>
<published>2018-09-07T07:01:18+00:00</published>
<link rel='alternate' type='text/html' href='https://git.radix-linux.su/BMC/Intel-BMC/linux.git/commit/?id=41a9aca6a2f359866552b06f19096d7fb77818dd'/>
<id>urn:sha1:41a9aca6a2f359866552b06f19096d7fb77818dd</id>
<content type='text'>
Added support to configure SR-IOV using sysfs interface.
Supported VF modes are 16, 32, 64 and 128. Grouped the
hardware configuration functions to "nitrox_hal.h" file.
Changed driver version to "1.1".

Signed-off-by: Srikanth Jampala &lt;Jampala.Srikanth@cavium.com&gt;
Reviewed-by: Gadam Sreerama &lt;sgadam@cavium.com&gt;
Signed-off-by: Herbert Xu &lt;herbert@gondor.apana.org.au&gt;
</content>
</entry>
</feed>
