<feed xmlns='http://www.w3.org/2005/Atom'>
<title>BMC/Intel-BMC/linux.git/arch/openrisc/kernel/entry.S, branch dev-4.10</title>
<subtitle>Intel OpenBMC Linux kernel source tree (mirror)</subtitle>
<id>https://git.radix-linux.su/BMC/Intel-BMC/linux.git/atom?h=dev-4.10</id>
<link rel='self' href='https://git.radix-linux.su/BMC/Intel-BMC/linux.git/atom?h=dev-4.10'/>
<link rel='alternate' type='text/html' href='https://git.radix-linux.su/BMC/Intel-BMC/linux.git/'/>
<updated>2016-12-12T14:10:26+00:00</updated>
<entry>
<title>openrisc: include l.swa in check for write data pagefault</title>
<updated>2016-12-12T14:10:26+00:00</updated>
<author>
<name>Stefan Kristiansson</name>
<email>stefan.kristiansson@saunalahti.fi</email>
</author>
<published>2014-07-03T17:46:40+00:00</published>
<link rel='alternate' type='text/html' href='https://git.radix-linux.su/BMC/Intel-BMC/linux.git/commit/?id=cdb75442fedff8cc3ddedbe6e41d00b471634e17'/>
<id>urn:sha1:cdb75442fedff8cc3ddedbe6e41d00b471634e17</id>
<content type='text'>
During page fault handling we check the last instruction to understand
if the fault was for a read or for a write.  By default we fall back to
read.  New instructions were added to the openrisc 1.1 spec for an
atomic load/store pair (l.lwa/l.swa).

This patch adds the opcode for l.swa (0x33) allowing it to be treated as
a write operation.

Signed-off-by: Stefan Kristiansson &lt;stefan.kristiansson@saunalahti.fi&gt;
[shorne@gmail.com: expanded a bit on the comment]
Signed-off-by: Stafford Horne &lt;shorne@gmail.com&gt;
</content>
</entry>
<entry>
<title>openrisc: restore all regs on rt_sigreturn</title>
<updated>2016-12-12T14:09:16+00:00</updated>
<author>
<name>Jonas Bonn</name>
<email>jonas@southpole.se</email>
</author>
<published>2013-09-23T10:04:20+00:00</published>
<link rel='alternate' type='text/html' href='https://git.radix-linux.su/BMC/Intel-BMC/linux.git/commit/?id=c79902190f7e61fcae7c3f4b613c75062f385678'/>
<id>urn:sha1:c79902190f7e61fcae7c3f4b613c75062f385678</id>
<content type='text'>
Fix signal handling for when signals are handled as the result of timers
or exceptions, previous code assumed syscalls. This was noticeable with X
crashing where it uses SIGALRM.

This patch restores all regs before returning to userspace via
_resume_userspace instead of via syscall return path.

The rt_sigreturn syscall is more like a context switch than a function
call; it entails a return from one context (the signal handler) to another
(the process in question).  For a context switch like this there are
effectively no call-saved regs that remain constant across the transition.

Reported-by: Sebastian Macke &lt;sebastian@macke.de&gt;
Signed-off-by: Jonas Bonn &lt;jonas@southpole.se&gt;
Tested-by: Guenter Roeck &lt;linux@roeck-us.net&gt;
[shorne@gmail.com: Updated comment better reflect change and issue]
Signed-off-by: Stafford Horne &lt;shorne@gmail.com&gt;
</content>
</entry>
<entry>
<title>openrisc: Rework signal handling</title>
<updated>2014-01-09T09:57:21+00:00</updated>
<author>
<name>Jonas Bonn</name>
<email>jonas@southpole.se</email>
</author>
<published>2012-02-19T16:36:53+00:00</published>
<link rel='alternate' type='text/html' href='https://git.radix-linux.su/BMC/Intel-BMC/linux.git/commit/?id=10f67dbf6add97751050f294d4c8e0cc1e5c2c23'/>
<id>urn:sha1:10f67dbf6add97751050f294d4c8e0cc1e5c2c23</id>
<content type='text'>
The mainline signal handling code for OpenRISC has been buggy since day
one with respect to syscall restart.  This patch significantly reworks
the signal handling code:

i)   Move the "work pending" loop to C code (borrowed from ARM arch)

ii)  Allow a tracer to muck about with the IP and skip syscall restart
     in that case (again, borrowed from ARM)

iii) Make signal handling WRT syscall restart actually work

v)   Make the signal handling code look more like that of other
     architectures so that it's easier for others to follow

Reported-by: Anders Nystrom &lt;anders@southpole.se&gt;
Signed-off-by: Jonas Bonn &lt;jonas@southpole.se&gt;
</content>
</entry>
<entry>
<title>Merge branch 'for-upstream' of git://openrisc.net/jonas/linux</title>
<updated>2013-02-27T03:46:23+00:00</updated>
<author>
<name>Linus Torvalds</name>
<email>torvalds@linux-foundation.org</email>
</author>
<published>2013-02-27T03:46:23+00:00</published>
<link rel='alternate' type='text/html' href='https://git.radix-linux.su/BMC/Intel-BMC/linux.git/commit/?id=a9a07d40bc9c57881555b64fe8bf66fd28e2f13a'/>
<id>urn:sha1:a9a07d40bc9c57881555b64fe8bf66fd28e2f13a</id>
<content type='text'>
Pull OpenRISC updates from Jonas Bonn:
 "An equal number of bug fixes and trivial cleanups; no new features.

   - Two patches to fix errors thrown by the updated toolchain.

   - Three other bug fixes.

   - Four trivial cleanups."

* 'for-upstream' of git://openrisc.net/jonas/linux:
  openrisc: add missing header inclusion
  openrisc: really pass correct arg to schedule_tail
  Add bitops include needed for ext2 filesystem
  openrisc: update DTLB-miss handler last
  openrisc: fix up vmalloc page table loading
  openrisc idle: delete pm_idle
  openrisc: remove CONFIG_SYMBOL_PREFIX
  openrisc: avoid using function parameter regs in reset vector
  openrisc: remove unused current_regs
</content>
</entry>
<entry>
<title>openrisc: really pass correct arg to schedule_tail</title>
<updated>2013-02-17T07:46:21+00:00</updated>
<author>
<name>Jonas Bonn</name>
<email>jonas@southpole.se</email>
</author>
<published>2013-02-15T16:07:17+00:00</published>
<link rel='alternate' type='text/html' href='https://git.radix-linux.su/BMC/Intel-BMC/linux.git/commit/?id=ae6fef1790512edde8776ee2a158b1e13d085f61'/>
<id>urn:sha1:ae6fef1790512edde8776ee2a158b1e13d085f61</id>
<content type='text'>
Commit 287ad220cd8b5a9d29f71c78f6e4051093f051fc tried to set up the argument
to schedule_tail, but ended up using TI_STACK which isn't a defined symbol.
Sadly, the old openrisc compiler silently ignores this fact and it was first
discovered now when building with an updated toolchain.

Reported-by: Christian Svensson &lt;blue@cmd.nu&gt;
Signed-off-by: Jonas Bonn &lt;jonas@southpole.se&gt;
</content>
</entry>
<entry>
<title>openrisc: fix up vmalloc page table loading</title>
<updated>2013-02-14T15:39:26+00:00</updated>
<author>
<name>Jonas Bonn</name>
<email>jonas@southpole.se</email>
</author>
<published>2013-02-14T15:16:49+00:00</published>
<link rel='alternate' type='text/html' href='https://git.radix-linux.su/BMC/Intel-BMC/linux.git/commit/?id=a81252d75e14cc2cf0ee45078ef143562a0bc279'/>
<id>urn:sha1:a81252d75e14cc2cf0ee45078ef143562a0bc279</id>
<content type='text'>
vmalloc'ed pages are faulted into a process' page tables on demand.  In
order to facilitate this, do_page_fault needs to know whether it was
called via a page fault exception or a TLB-miss exception.

This patch adds a wrapper around the _x_page_fault_handler entry points
that the TLB-miss exceptions can call into in order to have the relevant
parameter set to satisfy do_page_fault.

This fixes a bug and is "good enough" for now.  That said, this whole
handling of vmalloc needs to be audited for correctness at some point.

Signed-off-by: Jonas Bonn &lt;jonas@southpole.se&gt;
</content>
</entry>
<entry>
<title>openrisc: switch to generic sigaltstack</title>
<updated>2013-02-03T23:16:05+00:00</updated>
<author>
<name>Al Viro</name>
<email>viro@zeniv.linux.org.uk</email>
</author>
<published>2012-12-23T08:19:49+00:00</published>
<link rel='alternate' type='text/html' href='https://git.radix-linux.su/BMC/Intel-BMC/linux.git/commit/?id=faec5a96a024c1256b289253f3609b4a5f6f3576'/>
<id>urn:sha1:faec5a96a024c1256b289253f3609b4a5f6f3576</id>
<content type='text'>
Signed-off-by: Al Viro &lt;viro@zeniv.linux.org.uk&gt;
</content>
</entry>
<entry>
<title>openrisc: switch to use of generic fork and clone</title>
<updated>2012-11-29T04:43:40+00:00</updated>
<author>
<name>Al Viro</name>
<email>viro@zeniv.linux.org.uk</email>
</author>
<published>2012-10-26T23:37:49+00:00</published>
<link rel='alternate' type='text/html' href='https://git.radix-linux.su/BMC/Intel-BMC/linux.git/commit/?id=39d91a9eafec7524482e70af76ccbe803dce5b8e'/>
<id>urn:sha1:39d91a9eafec7524482e70af76ccbe803dce5b8e</id>
<content type='text'>
Signed-off-by: Al Viro &lt;viro@zeniv.linux.org.uk&gt;
</content>
</entry>
<entry>
<title>openrisc: use generic sys_execve</title>
<updated>2012-10-19T16:33:01+00:00</updated>
<author>
<name>Jonas Bonn</name>
<email>jonas@southpole.se</email>
</author>
<published>2012-10-19T16:25:36+00:00</published>
<link rel='alternate' type='text/html' href='https://git.radix-linux.su/BMC/Intel-BMC/linux.git/commit/?id=a91a2bb1dbd87987645bdb56f49e6a50501b692a'/>
<id>urn:sha1:a91a2bb1dbd87987645bdb56f49e6a50501b692a</id>
<content type='text'>
Signed-off-by: Jonas Bonn &lt;jonas@southpole.se&gt;
</content>
</entry>
<entry>
<title>openrisc: use generic kernel_thread/kernel_execve</title>
<updated>2012-10-19T16:32:36+00:00</updated>
<author>
<name>Jonas Bonn</name>
<email>jonas@southpole.se</email>
</author>
<published>2012-10-19T16:07:44+00:00</published>
<link rel='alternate' type='text/html' href='https://git.radix-linux.su/BMC/Intel-BMC/linux.git/commit/?id=cbf23cf1b96819599f6a1b9658d1bf3a97c6ff15'/>
<id>urn:sha1:cbf23cf1b96819599f6a1b9658d1bf3a97c6ff15</id>
<content type='text'>
Signed-off-by: Jonas Bonn &lt;jonas@southpole.se&gt;
</content>
</entry>
</feed>
