<feed xmlns='http://www.w3.org/2005/Atom'>
<title>BMC/Intel-BMC/linux.git/Documentation, branch dev-4.7</title>
<subtitle>Intel OpenBMC Linux kernel source tree (mirror)</subtitle>
<id>https://git.radix-linux.su/BMC/Intel-BMC/linux.git/atom?h=dev-4.7</id>
<link rel='self' href='https://git.radix-linux.su/BMC/Intel-BMC/linux.git/atom?h=dev-4.7'/>
<link rel='alternate' type='text/html' href='https://git.radix-linux.su/BMC/Intel-BMC/linux.git/'/>
<updated>2017-03-30T00:52:29+00:00</updated>
<entry>
<title>Documentation: dt-bindings: Document bindings for Aspeed ADC</title>
<updated>2017-03-30T00:52:29+00:00</updated>
<author>
<name>Rick Altherr</name>
<email>raltherr@google.com</email>
</author>
<published>2017-03-28T21:52:58+00:00</published>
<link rel='alternate' type='text/html' href='https://git.radix-linux.su/BMC/Intel-BMC/linux.git/commit/?id=d15d5b4c4bf441a27f2e0ae9574b67e7fffe865e'/>
<id>urn:sha1:d15d5b4c4bf441a27f2e0ae9574b67e7fffe865e</id>
<content type='text'>
Signed-off-by: Rick Altherr &lt;raltherr@google.com&gt;
Acked-by: Joel Stanley &lt;joel@jms.id.au&gt;
Signed-off-by: Joel Stanley &lt;joel@jms.id.au&gt;
</content>
</entry>
<entry>
<title>pinctrl: aspeed: Read and write bits in LPC and GFX controllers</title>
<updated>2017-02-05T23:35:04+00:00</updated>
<author>
<name>Andrew Jeffery</name>
<email>andrew@aj.id.au</email>
</author>
<published>2017-02-03T04:20:09+00:00</published>
<link rel='alternate' type='text/html' href='https://git.radix-linux.su/BMC/Intel-BMC/linux.git/commit/?id=d8aebe468e4bcfff0a0303c5db94a7d41e049bd1'/>
<id>urn:sha1:d8aebe468e4bcfff0a0303c5db94a7d41e049bd1</id>
<content type='text'>
The System Control Unit IP block in the Aspeed SoCs is typically where
the pinmux configuration is found, but not always. A number of pins
depend on state in one of LPC Host Control (LHC) or SoC Display
Controller (GFX) IP blocks, so the Aspeed pinmux drivers should have the
means to adjust these as necessary.

We use syscon to cast a regmap over the GFX and LPC blocks, which is
used as an arbitration layer between the relevant driver and the pinctrl
subsystem. The regmaps are then exposed to the SoC-specific pinctrl
drivers by phandles in the devicetree, and are selected during a mux
request by querying a new 'ip' member in struct aspeed_sig_desc.

Signed-off-by: Andrew Jeffery &lt;andrew@aj.id.au&gt;
Reviewed-by: Joel Stanley &lt;joel@jms.id.au&gt;
Acked-by: Rob Herring &lt;robh@kernel.org&gt;
Signed-off-by: Linus Walleij &lt;linus.walleij@linaro.org&gt;
(cherry picked from commit 7d29ed88acbbf00e2056634bd4c0172d55d2568c)
Signed-off-by: Joel Stanley &lt;joel@jms.id.au&gt;
</content>
</entry>
<entry>
<title>pinctrl: aspeed: dt: Fix compatibles for the System Control Unit</title>
<updated>2017-02-05T23:35:00+00:00</updated>
<author>
<name>Andrew Jeffery</name>
<email>andrew@aj.id.au</email>
</author>
<published>2017-02-03T04:20:08+00:00</published>
<link rel='alternate' type='text/html' href='https://git.radix-linux.su/BMC/Intel-BMC/linux.git/commit/?id=c703f8cdf896a5c6d2c64305f47df082a1b7e263'/>
<id>urn:sha1:c703f8cdf896a5c6d2c64305f47df082a1b7e263</id>
<content type='text'>
Reference the SoC-specific compatible string in the examples as
required.

Signed-off-by: Andrew Jeffery &lt;andrew@aj.id.au&gt;
Acked-by: Joel Stanley &lt;joel@jms.id.au&gt;
Acked-by: Rob Herring &lt;robh@kernel.org&gt;
Signed-off-by: Linus Walleij &lt;linus.walleij@linaro.org&gt;
(cherry picked from commit c95b0fec3cff0ba584fd2f9e71fd9001ad15381a)
Signed-off-by: Joel Stanley &lt;joel@jms.id.au&gt;
</content>
</entry>
<entry>
<title>gpio: aspeed: dt: Reset bindings to mainline</title>
<updated>2017-02-05T23:34:23+00:00</updated>
<author>
<name>Andrew Jeffery</name>
<email>andrew@aj.id.au</email>
</author>
<published>2017-02-03T04:20:00+00:00</published>
<link rel='alternate' type='text/html' href='https://git.radix-linux.su/BMC/Intel-BMC/linux.git/commit/?id=a870cde1198d671f1653f400af0ba1e5ffdd9d6c'/>
<id>urn:sha1:a870cde1198d671f1653f400af0ba1e5ffdd9d6c</id>
<content type='text'>
Signed-off-by: Andrew Jeffery &lt;andrew@aj.id.au&gt;
Signed-off-by: Joel Stanley &lt;joel@jms.id.au&gt;
</content>
</entry>
<entry>
<title>dt-bindings: Add Aspeed LPC Control bindings</title>
<updated>2017-01-16T00:19:02+00:00</updated>
<author>
<name>Cyril Bur</name>
<email>cyrilbur@gmail.com</email>
</author>
<published>2017-01-12T00:29:08+00:00</published>
<link rel='alternate' type='text/html' href='https://git.radix-linux.su/BMC/Intel-BMC/linux.git/commit/?id=9a5c3c27a993d87194ac929c3c2b153dd16d4dee'/>
<id>urn:sha1:9a5c3c27a993d87194ac929c3c2b153dd16d4dee</id>
<content type='text'>
The ast2500 and ast2400 BMC SoCs contain a LPC (Low Pin Count) bus for
communication with a host CPU. These bindings describe the hardware that
controls the bus.

Signed-off-by: Cyril Bur &lt;cyrilbur@gmail.com&gt;
Signed-off-by: Joel Stanley &lt;joel@jms.id.au&gt;
</content>
</entry>
<entry>
<title>dt-bindings: Add Aspeed mailbox bindings</title>
<updated>2017-01-16T00:19:01+00:00</updated>
<author>
<name>Cyril Bur</name>
<email>cyrilbur@gmail.com</email>
</author>
<published>2017-01-12T00:29:07+00:00</published>
<link rel='alternate' type='text/html' href='https://git.radix-linux.su/BMC/Intel-BMC/linux.git/commit/?id=2149ac2c7f018f0c58eaca3b2daa1d2859cb4daf'/>
<id>urn:sha1:2149ac2c7f018f0c58eaca3b2daa1d2859cb4daf</id>
<content type='text'>
The ast2500 and ast2400 BMC SoCs contain a mailbox device for
communicating with a host CPU over the LPC bus.

Signed-off-by: Cyril Bur &lt;cyrilbur@gmail.com&gt;
Signed-off-by: Joel Stanley &lt;joel@jms.id.au&gt;
</content>
</entry>
<entry>
<title>drivers/fsi: Add documentation for GPIO bindings</title>
<updated>2016-12-08T10:40:25+00:00</updated>
<author>
<name>Chris Bostic</name>
<email>cbostic@us.ibm.com</email>
</author>
<published>2016-12-07T00:14:36+00:00</published>
<link rel='alternate' type='text/html' href='https://git.radix-linux.su/BMC/Intel-BMC/linux.git/commit/?id=18073519132b8c5a0dc7e90f08f0b50c1315226c'/>
<id>urn:sha1:18073519132b8c5a0dc7e90f08f0b50c1315226c</id>
<content type='text'>
Add fsi master gpio device tree binding documentation

Signed-off-by: Chris Bostic &lt;cbostic@us.ibm.com&gt;
Signed-off-by: Joel Stanley &lt;joel@jms.id.au&gt;
</content>
</entry>
<entry>
<title>ARM: dts: aspeed: restore labels of the flash modules</title>
<updated>2016-11-28T09:03:04+00:00</updated>
<author>
<name>Cédric Le Goater</name>
<email>clg@kaod.org</email>
</author>
<published>2016-11-28T07:19:42+00:00</published>
<link rel='alternate' type='text/html' href='https://git.radix-linux.su/BMC/Intel-BMC/linux.git/commit/?id=b278d67c74167bd4089c3086a7a37ac54b8c86ae'/>
<id>urn:sha1:b278d67c74167bd4089c3086a7a37ac54b8c86ae</id>
<content type='text'>
commit e62c7f111755 ("ARM: dts: aspeed: fix flash module device
nodes") removed the 'label' property under the flash module device
nodes because of the lack of support in mainline. This change broke a
number of OpenBMC user space tools. let's revert the label change.

Signed-off-by: Cédric Le Goater &lt;clg@kaod.org&gt;
Signed-off-by: Joel Stanley &lt;joel@jms.id.au&gt;
</content>
</entry>
<entry>
<title>ipmi: add an Aspeed BT IPMI BMC driver</title>
<updated>2016-11-10T11:31:14+00:00</updated>
<author>
<name>Cédric Le Goater</name>
<email>clg@kaod.org</email>
</author>
<published>2016-10-26T06:57:43+00:00</published>
<link rel='alternate' type='text/html' href='https://git.radix-linux.su/BMC/Intel-BMC/linux.git/commit/?id=22d0cff4cb7345d177d779708ca4263d97b891fb'/>
<id>urn:sha1:22d0cff4cb7345d177d779708ca4263d97b891fb</id>
<content type='text'>
Backport from mainline of the main IPMI BMC driver patch plus fixes :

 - commit d94655b405ba ("ipmi/bt-bmc: remove redundant return value
   check of platform_get_resource()")
 - commit a3e6061bad62 ("ipmi/bt-bmc: add a dependency on
   ARCH_ASPEED")
 - commit 1a377a79211a ("ipmi: Fix ioremap error handling in bt-bmc")
 - commit 54f9c4d0778b ("ipmi: add an Aspeed BT IPMI BMC driver")

Signed-off-by: Cédric Le Goater &lt;clg@kaod.org&gt;
Signed-off-by: Joel Stanley &lt;joel@jms.id.au&gt;
</content>
</entry>
<entry>
<title>mtd: spi-nor: Add SPI memory controllers for Aspeed SoCs</title>
<updated>2016-10-21T06:13:57+00:00</updated>
<author>
<name>Cédric Le Goater</name>
<email>clg@kaod.org</email>
</author>
<published>2016-10-21T05:44:43+00:00</published>
<link rel='alternate' type='text/html' href='https://git.radix-linux.su/BMC/Intel-BMC/linux.git/commit/?id=6af4660599285dfe8b392a8b413e07ef24a12c64'/>
<id>urn:sha1:6af4660599285dfe8b392a8b413e07ef24a12c64</id>
<content type='text'>
This driver adds mtd support for spi-nor attached to either or both of
the Firmware Memory Controller or the SPI Flash Controller (AST2400
only).

The SMC controllers on the Aspeed AST2500 SoC are very similar to the
ones found on the AST2400. The differences are on the number of
supported flash modules and their default mappings in the SoC address
space.

The Aspeed AST2500 has one SPI controller for the BMC firmware and two
for the host firmware. All controllers have now the same set of
registers compatible with the AST2400 FMC controller and the legacy
'SMC' controller is fully gone.

Based on previous work from Milton D. Miller II &lt;miltonm@us.ibm.com&gt;

Signed-off-by: Cédric Le Goater &lt;clg@kaod.org&gt;
[Joel: constify info structs]
Signed-off-by: Joel Stanley &lt;joel@jms.id.au&gt;
</content>
</entry>
</feed>
